summaryrefslogtreecommitdiffhomepage
path: root/clarity/pcs/refclk0/refclk0.v
diff options
context:
space:
mode:
authormindchasers <privateisland@mindchasers.com>2020-09-27 20:54:08 -0400
committermindchasers <privateisland@mindchasers.com>2020-09-27 20:54:08 -0400
commit1c7478194daae4be777a21552295133a735082cb (patch)
treee55d68f643b4b5ab375fe3942728dc931c8ef1ad /clarity/pcs/refclk0/refclk0.v
parentbbe7e48ee202c2e1075ea6a69733d030b8bf3ddf (diff)
clarity: update SERDES/PCS block to be compatible with Diamond 3.11
Diffstat (limited to 'clarity/pcs/refclk0/refclk0.v')
-rw-r--r--clarity/pcs/refclk0/refclk0.v2
1 files changed, 1 insertions, 1 deletions
diff --git a/clarity/pcs/refclk0/refclk0.v b/clarity/pcs/refclk0/refclk0.v
index 7fe46e2..edeb81f 100644
--- a/clarity/pcs/refclk0/refclk0.v
+++ b/clarity/pcs/refclk0/refclk0.v
@@ -1,5 +1,5 @@
// Verilog netlist produced by program ASBGen: Ports rev. 2.30, Attr. rev. 2.65
-// Netlist written on Tue Oct 17 18:22:54 2017
+// Netlist written on Fri Mar 06 20:20:57 2020
//
// Verilog Description of module refclk0
//

Highly Recommended Verilog Books