summaryrefslogtreecommitdiffhomepage
path: root/boards/darsena
AgeCommit message (Expand)Author
2019-07-08reveal: add labs reveal files to support lab exercisesmindchasers
2019-07-08lpf: increase PAR Adjust on pcs_pclk to ease meeting timingmindchasers
2019-05-01initial commit, all basic functions work on Darsena V02mindchasers
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2024-04-30 18:09:46 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis