summaryrefslogtreecommitdiffhomepage
path: root/boards/darsena
AgeCommit message (Expand)Author
2020-11-15ecp5um project: restructure so we can add more devicesmindchasers
2019-07-08ldf: update project file to include reveal files for lab exercisesmindchasers
2019-07-08reveal: add labs reveal files to support lab exercisesmindchasers
2019-07-08lpf: increase PAR Adjust on pcs_pclk to ease meeting timingmindchasers
2019-05-01initial commit, all basic functions work on Darsena V02mindchasers

Highly Recommended Verilog Books