summaryrefslogtreecommitdiffhomepage
AgeCommit message (Expand)Author
2020-11-16eth_params: add TX_MODE_CUSTOM to support custom MAC layersmindchasers
2020-11-16project: rename device to lattice to include specific manufacturersmindchasers
2020-11-16directives: rename file and update for new optionsmindchasers
2020-11-16project: rename sim folder, update READMEmindchasers
2020-11-15ecp5um project: restructure so we can add more devicesmindchasers
2020-10-01link_timer: Generate link timer pulse (1.6 and 10 ms) per SGMII and IEEE 802.3mindchasers
2020-09-27clarity: update SERDES/PCS block to be compatible with Diamond 3.11mindchasers
2019-07-08ldf: update project file to include reveal files for lab exercisesmindchasers
2019-07-08reveal: add labs reveal files to support lab exercisesmindchasers
2019-07-08top: fix typo for debug defines: DEBUG_I2Cmindchasers
2019-07-08lpf: increase PAR Adjust on pcs_pclk to ease meeting timingmindchasers
2019-05-01initial commit, all basic functions work on Darsena V02mindchasers

Highly Recommended Verilog Books