summaryrefslogtreecommitdiffhomepage
diff options
context:
space:
mode:
authormindchasers <privateisland@mindchasers.com>2020-11-16 13:59:15 -0500
committermindchasers <privateisland@mindchasers.com>2020-11-16 13:59:15 -0500
commitda76ee103bf89c28c7d6027371e4a420ada41932 (patch)
treeaea0c2c1cdd61cbeebf028170943d0a08132b05a
parent3e6999c467908663d2539483de82057f587ffbb2 (diff)
project: rename sim folder, update README
-rw-r--r--README26
-rw-r--r--README.txt19
-rw-r--r--simulation/README.txt (renamed from testbenches/README)0
3 files changed, 19 insertions, 26 deletions
diff --git a/README b/README
deleted file mode 100644
index 90b78b4..0000000
--- a/README
+++ /dev/null
@@ -1,26 +0,0 @@
-# privateisland
-
-Open Source FPGA Network Processor for Security, IoT, and Control.
-
-See LICENSE in this folder and reference to LICENSE in header of each Verilog source file.
-
-Contributors must agree to Contributor License Agreement (to be added).
-
-Brief Overview:
-
-FPGAs are amazing!
-
-Multi-port Etherent MAC, network switch, classifier, filter and more.
-
-Define the operation of your own device. Do things truly in parallel. See packets like you never thought possible.
-
-The initial version of this project targets a Lattice ECP5UM FPGA.
-
-Project is Veriog only. Test benches are Verilog / System Verilog and will be added to project soon.
-
-Build bit image using Lattice Diamond. Project files are based on Windws 10 at C:\projects\lattice\privateisland\
-
-The FPGA architecture assumes an external micro controller / processor. The Darsena board uses an NXP K02. Test code for the K02 will be available in a separate github repo.
-
-Please see further documentation at https://mindchasers.com/dev/private-island and additional related documentation referenced from this page.
-
diff --git a/README.txt b/README.txt
new file mode 100644
index 0000000..aaf0bd1
--- /dev/null
+++ b/README.txt
@@ -0,0 +1,19 @@
+# privateisland
+
+Open Source FPGA Network Processor for Security, IoT, Video bridging, and Control.
+
+See LICENSE in this folder and reference to LICENSE in header of each Verilog source file.
+
+Contributors must agree to Contributor License Agreement (to be added).
+
+Brief Overview:
+
+FPGAs are amazing!
+
+Multi-port Etherent MAC, network switch, classifier, filter and more.
+
+Define the operation of your own device. Do things truly in parallel. See packets like you never thought possible.
+
+The initial version of this project targets a Lattice ECP5UM FPGA, and support for more devices are being added.
+
+Please see further documentation at https://mindchasers.com/dev/private-island
diff --git a/testbenches/README b/simulation/README.txt
index 0c38a5f..0c38a5f 100644
--- a/testbenches/README
+++ b/simulation/README.txt



X-ray Engineering Services