summaryrefslogtreecommitdiffhomepage
path: root/source/link_timer.v
diff options
context:
space:
mode:
authormindchasers <privateisland@mindchasers.com>2020-11-19 22:24:05 -0500
committermindchasers <privateisland@mindchasers.com>2020-11-19 22:24:05 -0500
commit9c58cebcab713f6fd959163d6bbf0e2b9b412b19 (patch)
tree770f3a29cea8480eac5a8f37b4b83af271ca18bd /source/link_timer.v
parent39306b14e1a9b983ec0b566a209bebe7f5efcc14 (diff)
top: add support for custom packet and misc. cleanups
Diffstat (limited to 'source/link_timer.v')
-rw-r--r--source/link_timer.v1
1 files changed, 0 insertions, 1 deletions
diff --git a/source/link_timer.v b/source/link_timer.v
index e467f25..7b501ff 100644
--- a/source/link_timer.v
+++ b/source/link_timer.v
@@ -26,7 +26,6 @@ module link_timer(
output pulse_10ms
);
- wire clk;
reg [13:0] cnt; // 0.1 ms counter
reg [3:0] cnt_1_6ms;
reg [6:0] cnt_10ms;

Highly Recommended Verilog Books