summaryrefslogtreecommitdiffhomepage
path: root/source
AgeCommit message (Expand)Author
2020-11-20top: move darsena top under ecp5um foldermindchasers
2020-11-19fifos: remove specific sized fifosmindchasers
2020-11-19top: add support for custom packet and misc. cleanupsmindchasers
2020-11-19switch: add support for custom packetsmindchasers
2020-11-19mac: update for custom packets and clean up logicmindchasers
2020-11-16sgmii_params: add additional K codesmindchasers
2020-11-16eth_params: add TX_MODE_CUSTOM to support custom MAC layersmindchasers
2020-11-16directives: rename file and update for new optionsmindchasers
2020-11-15ecp5um project: restructure so we can add more devicesmindchasers
2020-10-01link_timer: Generate link timer pulse (1.6 and 10 ms) per SGMII and IEEE 802.3mindchasers
2019-07-08top: fix typo for debug defines: DEBUG_I2Cmindchasers
2019-05-01initial commit, all basic functions work on Darsena V02mindchasers

Highly Recommended Verilog Books