summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/lattice/ecp5um/source/top.v
AgeCommit message (Expand)Author
2021-03-02top: remap shield I/O to use GPIO rather than specific names, default is now ...mindchasers
2020-11-26project: remove DARSENA_V01 support and minor cleanupmindchasers
2020-11-20top: move darsena top under ecp5um foldermindchasers
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2024-04-28 21:57:38 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis