summaryrefslogtreecommitdiffhomepage
path: root/testbenches/README
diff options
context:
space:
mode:
authormindchasers <privateisland@mindchasers.com>2019-05-01 18:16:45 -0400
committermindchasers <privateisland@mindchasers.com>2019-05-01 18:16:45 -0400
commit5723ec1a34181f1cfef9b8e870ab2e9a0362487c (patch)
tree0dc958d5b1931934ded5d0302b2b5fedab081d2c /testbenches/README
initial commit, all basic functions work on Darsena V02
Diffstat (limited to 'testbenches/README')
-rw-r--r--testbenches/README3
1 files changed, 3 insertions, 0 deletions
diff --git a/testbenches/README b/testbenches/README
new file mode 100644
index 0000000..0c38a5f
--- /dev/null
+++ b/testbenches/README
@@ -0,0 +1,3 @@
+System Verilog Test Benches
+
+Will be added soon

Highly Recommended Verilog Books