boards/darsena/labs.rvs


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102

<Project ModBy="Analyzer" Name="C:/projects/lattice/privateisland/boards/darsena/labs.rvs" Date="2019-07-08">
 <Core Name="lab_1_i2c">
  <Setting>
   <Capture SamplesPerTrig="2048" NumTrigsCap="1"/>
   <Event EventCnt="0" CntEnableRun="0"/>
   <TrigSetting PreTrgSamples="" AND_ALL="0" PostTrgSamples="" TURadix="0"/>
  </Setting>
  <Dataset Name="Base">
   <Trace>
    <Sig Name="i2c_0/scl_i"/>
    <Sig Name="i2c_0/scl_i_m1"/>
    <Sig Name="i2c_0/scl_i_m2"/>
    <Sig Name="i2c_0/scl_high"/>
    <Sig Name="i2c_0/scl_low"/>
    <Sig Name="i2c_0/sda_i"/>
    <Sig Name="i2c_0/sda_i_m1"/>
    <Sig Name="i2c_0/start"/>
    <Sig Name="i2c_0/stop"/>
    <Sig Name="i2c_0/run"/>
    <Bus Name="i2c_0/bit_cnt" Radix="0">
     <Sig Name="i2c_0/bit_cnt:0"/>
     <Sig Name="i2c_0/bit_cnt:1"/>
     <Sig Name="i2c_0/bit_cnt:2"/>
     <Sig Name="i2c_0/bit_cnt:3"/>
     <Sig Name="i2c_0/bit_cnt:4"/>
    </Bus>
    <Bus Name="i2c_0/dev_ad" Radix="0">
     <Sig Name="i2c_0/dev_ad:0"/>
     <Sig Name="i2c_0/dev_ad:1"/>
     <Sig Name="i2c_0/dev_ad:2"/>
     <Sig Name="i2c_0/dev_ad:3"/>
     <Sig Name="i2c_0/dev_ad:4"/>
     <Sig Name="i2c_0/dev_ad:5"/>
     <Sig Name="i2c_0/dev_ad:6"/>
    </Bus>
    <Bus Name="i2c_0/addr" Radix="0">
     <Sig Name="i2c_0/addr:0"/>
     <Sig Name="i2c_0/addr:1"/>
     <Sig Name="i2c_0/addr:2"/>
     <Sig Name="i2c_0/addr:3"/>
     <Sig Name="i2c_0/addr:4"/>
     <Sig Name="i2c_0/addr:5"/>
     <Sig Name="i2c_0/addr:6"/>
     <Sig Name="i2c_0/addr:7"/>
    </Bus>
    <Bus Name="i2c_0/d" Radix="0">
     <Sig Name="i2c_0/d:0"/>
     <Sig Name="i2c_0/d:1"/>
     <Sig Name="i2c_0/d:2"/>
     <Sig Name="i2c_0/d:3"/>
     <Sig Name="i2c_0/d:4"/>
     <Sig Name="i2c_0/d:5"/>
     <Sig Name="i2c_0/d:6"/>
     <Sig Name="i2c_0/d:7"/>
    </Bus>
    <Sig Name="i2c_0/ack"/>
    <Sig Name="i2c_0/rwn"/>
    <Sig Name="i2c_0/cont_sel"/>
    <Sig Name="i2c_0/cont_done"/>
    <Bus Name="i2c_0/fifo_di" Radix="0">
     <Sig Name="i2c_0/fifo_di:0"/>
     <Sig Name="i2c_0/fifo_di:1"/>
     <Sig Name="i2c_0/fifo_di:2"/>
     <Sig Name="i2c_0/fifo_di:3"/>
     <Sig Name="i2c_0/fifo_di:4"/>
     <Sig Name="i2c_0/fifo_di:5"/>
     <Sig Name="i2c_0/fifo_di:6"/>
    </Bus>
    <Sig Name="i2c_0/mem_we"/>
    <Sig Name="i2c_0/cont_we"/>
    <Bus Name="i2c_0/mem_do" Radix="0">
     <Sig Name="i2c_0/mem_do:0"/>
     <Sig Name="i2c_0/mem_do:1"/>
     <Sig Name="i2c_0/mem_do:2"/>
     <Sig Name="i2c_0/mem_do:3"/>
     <Sig Name="i2c_0/mem_do:4"/>
     <Sig Name="i2c_0/mem_do:5"/>
     <Sig Name="i2c_0/mem_do:6"/>
     <Sig Name="i2c_0/mem_do:7"/>
    </Bus>
    <Sig Name="i2c_0/fifo_re"/>
    <Bus Name="i2c_0/i_di" Radix="0">
     <Sig Name="i2c_0/i_di:0"/>
     <Sig Name="i2c_0/i_di:1"/>
     <Sig Name="i2c_0/i_di:2"/>
     <Sig Name="i2c_0/i_di:3"/>
     <Sig Name="i2c_0/i_di:4"/>
     <Sig Name="i2c_0/i_di:5"/>
     <Sig Name="i2c_0/i_di:6"/>
     <Sig Name="i2c_0/i_di:7"/>
    </Bus>
    <Sig Name="i2c_0/sda_o"/>
    <Sig Name="i2c_0/sda_oe"/>
    <Sig Name="i2c_0/tx_fifo_empty"/>
   </Trace>
   <Trigger>
    <TU Operator="0" Name="TU1" ID="1" Value="1" Radix="0"/>
    <TE Enable="1" Expression="TU1" Name="TE1" ID="1"/>
   </Trigger>
  </Dataset>
 </Core>
</Project>